This paper presents a multi-language rest planning system, which is based on a goal-tree based test methodology. Multi-language support is achieved by adding a common abstraction layer an the top of different language specific details. The effeiveness of this strategy is demonstrated by using this tool for testing VHDL and SystemC models of a GSMsystem'.
Introduction
In general, hardware design involves a series of synthesis steps, each of which involves a design transformation from one level to the other [I] . After each synthesis step, the design needs to he tested to ensure its compliance with the system specifications. A test plan is used to guide, organize and document these testing activities. Manual test planning and configuration is known to be labor intensive, time consuming and error prone. It is desirable to develop efficient approaches to model testing and to develop test tools to automate test-planning activities. Also as new hardware design paradigms are emerging, there is a constant need to develop new system description languages. A good example is the emergence of SystemC to model Systems-On-a-Chip. However, adopting a new language for hardware-based designs is not just a matter of developing a new compiler (even that can be a very intensive task). New test tools, simulators and design compilers might need to be developed for new languages. Developing this infrastructure is a very time consuming and capital intensive process. This is probably the biggest reason that very few hardware description languages are available and popular in the current market. However, as we move towards new hardware design paradigms, we will need more powerful and probably more specialized languages. It will be very unfortunate if hardware design is restricted because of the unavailability of appropriate description languages.
' The research reported in this paper was supported in part by the National Science Foundation under Grant CCR-9729168. This paper attempts to address a subset of the problems described in the above two paragraphs. It presents a goal-tree based test planning infrastructure which is very effective for functional testing of hardware models in multiple application domains. Then we describe an approach for achieving a high degree of language independence using ideas of data abstraction. We also present an automated test-planning tool called the "Goal Tree System (GTS)", which implements a goal tree methodology and with multi-language support. We demonstrate the use of this tool fur GSM models developed in VHDL and SystemC. We also present the design aspects of the Goal Tree System, which enable it to work across multiple platforms and with multiple simulators.
The work described in this paper is an extension of the work carried out in the Virginia Tech Information Systems Center by Dr. Morris Lin for his PhD dissertation [Z] . He introduced the idea of using a goal tree structure as a test-planning framework for functional validation of DSP real number models. This paper extends the applicability of the goal tree approach to multiple application domains and introduces approaches directed towards language independence for test planning tools.
The organization of this paper is as follows. Section 2 discusses the motivation behind test planning tools. Section 3 discusses the concepts behind multilanguage support in a test-tool. Section 4 gives the background of a goal tree methodology and test planning framework. Section 5 is a discussion of an actual Goal Tree System (GTS) tool along with multilanguage support and simulator independence implementation. Sections 6 and I demonstrate the language-independence and effectiveness of GTS hy presenting test results of GSM models developed in VITDL and SystemC. Finally section 8 presents some ideas for test quality evaluation and improvement.
Design Process and Motivation for Test Planning Tools
A trpical top-down design process starts in the behavioral domain at a high abstraction level and ends in the structural domain at a low abstraction level [l] . This design process involves a series of synthesis steps, where each synthesis step involves a transformation Paper 17.2 from design at a level i to level j j=i, implying that either the levels are adjacent or the transformation is from behavioral domain to structural domain at the same level (there are also some situations Common synthesis steps (Figure 1) where j<=i. In most cases j=i-1 or NaOvralLang. Spenfle&on where some levels are skipped).
Data Flax Rcpicsrntation are 1.
2.

3.
4.
Natural Language Synthesis:
~ Transformation from a written natural language specification to an algorithmic representation.
Algorithmic Synthesis: Translation from an algorithmic representation to a data flow representation or a structural gate level representation.
Logic Synthesis: Translation from a data flow representation to a structural logic gate representation.
Layout Synthesis: Translation from logic gate representation to layout representation. This completes the synthesis process since the layout information can be fabricated.
The natural laneuaee svstem snecification is also L I ~ used to build a specification repository (Figure l) , which stores all the information about the system functionality in an organized manner. This repository contains information about the configurable parameters in the system and the expected response of the system to various operational conditions. This repository can be used (directly or indirectly) to verify the functionality of an HDL model used to describe system state at various levels of synthesis.
HDL models are used at all levels to specify and document hardware designs. After every synthesis step, the synthesized model needs to be tested to verify system functions. Testing a model involves developing a test bench, which acts like a testing framework in which the model under test (MUT) is inserted ( Figure  2 ). The test scenario (also called a test case) is developed by configuring (either hard or soft configuration as discussed in section 8.2) the test bench with some values, which are used by the test-bench to produce test vectors, which are sent to the MUT for simulation [2] [3] [4] . The MUT response is either compared to the expected system response using a comparator (the results are then used to determine a passifail condition) or is used to generate the next set of test vectors to apply to the MUT (Figure 2 ). This test process is repeated for all test cases and is used to ensure the compliance of model behavior with system specification. If a model satisfies the specifications, the design moves to the next synthesis step. Otherwise, the . A test plan sewes as a guide and documentation tool for creating different test cases to apply to the MUT [2] . It works by creating a series of test-bench configurations. The test-bench used might be different at different synthesis levels, however the test plan and test cases are not changed significantly. Performing these configuration and test task; manually at every synthesis level is very labor intensive, time consuming and unreliable. Therefore it is desirable to develop efficient approaches to HDL model testing and to create a software system to automate the testing process.
Using Abstraction for Multi-language
Support
Our approach to achieve language independence is to use the ideas of abstraction. Abstraction is the process of hiding details. The idea of abstraction is not new; most systems use it in one way or another. An example is the Java Run Time environment, which hides the platform details from Java code, allowing Java programs to he platform The tool doesn't know the details of the HDL in which the MUT (model under test) is to be tested. It works in the language independent layer (LIL), where its view is independent of any particular language. It interacts only with the LAL. The LAL in turn interacts with the Language Dependent layer (LDL). In effect the LAL hides the details of a particular language and provides a consistent language view to the test tool. To make the test tool work with any other hardware description language, all that is needed is to add that language support in LAL. Though adding a new language support to LAL doesn't look like a simple task, we will show that it's not really very complicated and time consuming (and it's much more effective than developing a new test tool for every language). As a practical example, consider adding support for VHDL and SystemC to the LAL ( Figure 4) . First, we can identify the required data types of these languages to be supported. For VHDL we might want to add support for data types Integer, Real, Std-Logic-vector, Bit-Vector etc. For SystemC we might want to add support for int, float, double, sc-int, sc-uint, sc-hv etc. Once we have identified the datatypes to be supported, we can group them by their 
Language Abstraction
2.
The test tool user knows ahout the model and the language in which it was developed. He is not expected to be familiar with the internal representation used in the Language Independent Layer. Therefore, the test planner should get a system interface that deals with the language in which the model was developed (e.g. VHDL).
3.
The LAL should be able to provide all necessary language functionality to the test tool and it should he able to translate all the test tool operations to LDL operations.
The system we are dealing with here is a functional testing system. A general functional test planning system handles hard and soft (Figure 4) . For every such group, we can either reuseiextend an existing generic type defined for the LIL or we can add a new generic data-type with appropriate attributes. Then we can define language translation functions for translation to and from these generic types. Since many languages support similar data types, these language translation functions are highly re-usable across different languages.
To support a new data type for a language, all that is needed is identification of an existing generic data type, or the creation of a new generic data type, and writing the corresponding translation function. For example, if Bit-Vector is already supported by internal type Generic-Vector, then to add Std-Logic-Vector as a new data type we can decide that Generic-Vector can be reused (Figure 4 ) and re-use the translation function for Bit-vector with slight modification.
Similarly if we want to add support for another language (e.g. Verilog) to the tool, we need to identify the mappings of the new language's data types to existing generic types. If no appropriate mapping exists, a new generic data-type should he defined. Again the translation functions can either be reused or written from scratch.
The user interacts with the tool using language dependent data types e.g., if he is using a VHDL model and he needs to enter a value in STD-LOGIC-VECTOR, he shouldn't be forced to deal with the language independent data type. He will enter values in STD-LOGIC-VECTOR and the LAL will take that value and present it to the test tool in the language independent data format. The test tool will do all the computations using language independent datatypes and will generate another set of values to be given to the test bench. The LAL will convert these values to the language dependent data format and give them to the test bench. The goal tree system described in this paper uses these data-type translation functions for easy and extensive support of multiple languages by the test planning tool. Section 5.1 describes the details of this implementation.
Goal Tree Methodology and Test Planning Framework
Test Plan:
A fesf plan is a document that organizes the system requirements in terms of how these requirements will he tested. It defines the elements required in test planning such as test goals, test groups, test cases and test oracles [2] .
In a goal tree based testing framework, a test c a x is a testing scenario in which all system parameters have been specified. A test case corresponds to a fully configured test bench, which can he directly executed (simulated) A resr oracle is a rule which specifies the correct response of the MUT for a given input case. This is used by the comparator to determine success or failure of a test and for feedback testing.
Goal Tree
The Goal nodes are used to subdivide goals into smaller goals. No processingltesting takes place while traversing a Goal Node, they are meant to document the subdivision of goals. The Test Group Nodes are the leaves of a goal tree. They represent the primitive goals (section 4.3) of the test plan. Traversal to these nodes results in the generation of test cases, which are applied to the MUT. The number of these cases depends on the test value selection strategy. The Operator Nodes can be either AND nodes or OR nodes. They help in sub-division of complex test goals.
Satisfaction of a goal is contingent on the satisfaction of goals in all of its children for the AND type node and any one of its children for the OR type node.
The order in which these test groups are executed is equivalent to the post-order traversal in a tree data structure. The lefi-suhtree of any node is traversed first, followed by the right-suhtree and then finally the parent is traversed. 
Primitive Goals
Goal Tree Test Bench
rather than being generated by the
Generator
Goal Tree System (GTS)
The Goal Tree System is the testolannine tool develoned bv us to demonstrate the effectiveness of goal-tree based testing and of the multi-language support approach. This tool was written in Java and it can run on any platform supporting the Java Run Time Environment. GTS is a component of a system [2] [4] shown in Figure 5 . it interacts with the specification repositoly and the test bench (or test bench generator) to apply different test cases. it also interacts with the HDL simulator to collect results for report generation or for feedback testing.
GTS provides a GUI to users for documenting test plans, creating goal trees, specifying the attributes of test goals and test groups, for controlling model simulation and for viewing test reports. The backend of the Goal Tree System implements the functionality to make this test planning and execution independent of any hardware description language, platform and simulator. The goal tree is traversed depth first and whenever a test group node is reached, a set of values for the specific requirement (corresponding to that test group) is produced. specify the test plan. He is not expected to know the also he bench generator to internal data-type representation of the Goal Tree create test benches and start a new test for simulation.
The Language Abstraction converts Based on the results, the ~~~l T~~~ system these values into an internal representation. The tool's determines whether a new should be initiated for internal processing for test case generation is done in a the current test group. If not, this test group terminates language-independent format. When the test-bench is and the tree traversal process continues. Figure 6 shows configured for individual test cases, LAL again kicks the main ~~~l rree system GUI and ~i~~~~ 7 shows the in, converting the internal representation to an HDLgoal attribute specification window. specific representation. When a test-bench finishes execution and the test results have been generated, LAL again converts these values to the internal representation (if they are required for feedback 
Simulator Independence:
HDL models could he created in different application domains with different simulation needs. A test planning system restricted to a specific simulator is not very useful in such a situation. Therefore, our goal was to make the goal tree system work with as many simulators as possible without any modification requirements in the goal tree system code. Again the idea of abstraction was employed. The Goal Tree system was designed such that it treats the simulation steps as just a series of commands. For even test. it executes these commands sequentially without assuming any ordering or any particular simulator behavior. Though this approach seems to he primitive and simple, it proved to he very powerful in dealing with diverse models and simulators. This is because most of the simulators support textual command based execution. Also this approach gives the independence of changing test configurations in complex ways, which might not be supported by the tool itself.
GTS Application to A VHDL Model
A VHDL model for the GSM communication system [ 5 ] was employed to study the various advantages achieved by using the features of the GTS.
Configuring test benches [3] manually for the complete model became quite an impossible task. We then decided to use the GTS as it provides all the necessary features such as geometric, arithmetic & binary search strategies, data enumeration, file enumeration and comparator facilities that are required to cany out the tests. The GTS was used to visualize the goal tree structure for the GSM system. The complete goal tree, shown in Figure 9 , includes all the test goals for the GSM model. We have considered two basic types of test goals. The first major goal type was to test the system for hardware faults in the transmitter and the receiver modules. This goal was subdivided into two sub-goals. The first sub goal was to determine the fault coverage (GI). The second sub goal was to determine fault tolerance in the presence of hardware faults (G2). For both GI and G2, faults were inserted in different modules ( (311-GIN, (321-GZN) . The most common faults such as line stuck at faults and bridging faults were modeled [7] and the faulty models were simulated and analyzed for fault coverage (GI 11). Based on the results, the faults were classified as hard or easy faults [ 8 ] . The error correction capability ofthe faulty models was also studied (TG211). In addition to these common faults, other functional faults that would correspond to an equivalent faulty circuit component, an incorrect mapping, an incorrect register assignment, etc were also modeled (G112, TG212). For each stuck at fault in GI, several random input vector sets were applied and the faults were tested (TG1111-TGlIIN).
The second goal type was to study the performance of the system by introducing different types of channel errors ((73). In addition to studying the specified system, we introduced alternative versions of some modules ((331, G32) . The channel has been modeled as a white gaussian noisy channel. The user may specify the channel error rate and the tolerable system error rate as a probabilistic measure. There are many test groups for this goal type (TG311-TG3IN), which can be classified into four cases.
In the first case, for a user specified tolerable system hit error rate, the maximum channel error rate that satisfies the specification is determined. The channel is assumed to produce single bit random errors. In the second case, the channel is assumed to produce multiple random burst errors. The duration of the random burst errors is varied within a specified range. The user specifies the range of the burst length. The goal is to find the maximum channel error rate such that the system specification is not violated. The third case is a slight variant of the second one, in which a single random burst error is assumed. The worst case burst length that satisfies the quality requirement is determined. In the fourth case, the user may specify a target confidence level for the results. In this type of goal, the tests are repeated until the specified confidence level is achieved. if the results involve a range of values, then a confidence interval precision may be specified.
The goal tree also has an additional branch used to obtain results with no faults in either the channel or the modules (G4).
The VHDL model is supplied with the test parameters from the Goal Trce System. The GUI of the Goal Tree System makes it easy for the user to select the options and provide specifications and test values. The comparator operation available in the GTS makes it easier to compare the current test results with the golden results. statistical study was made to ensure the quality of the results [6] .
In addition to the GSM model, VHDL models of a radar system [9] and a UART were also tested using GTS to demonstrate its use in multiple application domains. Again those results are not given here because of space limitations. 
GTS Application to A SystemC Model
A SystemC based GSM model was also tested with GTS to demonstrate the effectiveness of GTS across multiple hardware description languages. In this model, the input speech signal goes through a speech encoder, which coverts it to a binary representation. This encoding is lossy, but the deterioration of human perceptible frequencies is very minimal. The converted binary data goes through a parity bit encoder, a convolutional encoder, an interleaving encoder, a packet format encoder and a differential encoder in that order. The resulting data is fed to a channel model. On the receiver side the data is decoded in reverse order to get the output speech signal. The comparator for this system uses a mean squared error between input and output sound files in the timedomain. Figure 11 is one of the Goal Trees of the GSM system and Table 3 gives a partial list of features of primitive goals. The system goal tree breaks the grand goal G into two smaller sub-goals: the model performance goal GI and the error analysis goal G2. G2 is fnrther divided into error probability primitive goal G21 which computes an acceptable upper limit on channel error probability in terms of the mean squared error between input and output sound files, and the error burst duration primitive goal G22 which evaluates the effect of variation of error burst duration for a fixed error probability. Table 4 shows the results for test-group TG211 (full results are not shown because of space limitations). As expected, the acceptable error probability increases with an increase in tolerable mean squared error. The upper limit on tolerable error probability was found to be (0.0004-0.0005), (0.0013-0.0014) and (0.0018-0.0019) for acceptable mean squared error of 0.0005, 0.03 and 0.05 respectively. For test group TG11, The speech encoder performance was found to be reasonably satisfactory for most sound files. Since a square wave doesn't represent a real sound wave, the mean square error for this wave was very high.
Test Quality Evaluation and Effective Test Strategies
In this section we discuss some of the strategies, which could be used to develop good test plans in GTS and to test the effectiveness of a test plan. results can he used to check effectiveness of a goal tree and to check if some comer cases are missing. Additional goals can he added to the goal-tree to cover these comer cases.
Hard vs. Soft Configuration of Test Bench:
For every test case to be executed, GTS has to configure the test-bench. Test-bench configuration can be a Hard Configuration, where the test-bench is parsed to modify its configuration (e.g. modifymg generics in VHDL or parameters in Verilog) or it can he a So8 Configuration where test-bench code itself is not modified and the configuration values are read by the test-bench using file IO [3] . For a hard configuration, the test-bench needs to be re-compiled before it can be simulated. However, when using soft configuration, the test-bench can he simulated without re-compilation.
Compiling a test-bench can he very time consuming.
For a reasonably complex system, the number of test cases can easily go into the 100's and sometimes even into the 1000's. Therefore, an attempt should he made to make a test-bench soff configurable.
Comparator:
A comparator determines if the system passed or failed a test case. A good comparator 
Fault Analysis:
Fault analysis can also he employed to evaluate the effectiveness of a test set [SI. The common faults such as the line stuck at faults, bridging faults could he injected into the model and the faulty model could be simulated and analyzed for fault coverage.
A good test-plan should he able to detect all the faults. Separate goals can be added to the system goal-tree for fault analysis.
Conclusions and Future Work
The strategies presented in this paper and their implementation using the Goal Tree System demonstrate the feasibility of developing multi-language test automation tools. A high degree of language independence would enable the use of the same tool with models developed in multiple HDLs. This would result in a faster and cheaper adoption of new HDLs. Simulator independence allows one to separate model simulation and test planning and to use the most suitable simulator. The ideas presented in this paper are generic enough and can he applied to other tools with some extensions.
Goal tree based test planning provides a natural way of organizing testing activities. This approach can he used in a wide variety of application domains, The code coverage and fault analysis Paper 17.2
